Transcript Diapositive 1

La carte DIF pour DHCAL
(proto au m2 et au m3)
Sebastien Cap, Julie Prast ( LAPP)
Christophe Combaret (IPNL)
Julie Prast, DHCAL Meeting, 24
janvier 2008
Architecture of the DIF board
DIF
Power
Supplies
Monitoring
LDO
+/-5V
3.3V
2.5V
…..
JTAG
USB
S
L
A
B
FPGA
ASIC Config
ASIC read
DAQ interface
Slow control
LDA
(HDMI)
EP3C16F484
DAQ0
(SCSI)
ADC
HARDROCs analog output
DIF
24 January 2008
The DHCAL DIF Board for the m2 and m3 prototype
2
The DHCAL DIF Board
•
•
•
•
Separated from the slab for more flexibility.
Handle slab  the nb of HardRoc (up to 100).
Compatible with the DIF Task Force.
Interfaces with :
–
–
–
–
The final DAQ (LDA, …)
The analog DAQ
Neighboring DIFs.
PC through USB for standalone tests and debugs.
• Handle HardROC power cycling.
• Compatible with the ASIC of IPN Lyon.
• High voltage is not foreseen.
24 January 2008
The DHCAL DIF Board for the m2 and m3 prototype
3
Interface with the SLAB
•
•
DIF
Intermediate
board
Connector to be
chosen. No
special
constraint.
Samtec FSH/ SFMH ?
24 January 2008
– Whatever the FE ASIC.
– Whatever the slab (RPC, uM)
– Whatever the slab to slab
connection.
– Whatever the subdetector ?
SLAB
Connection with
the slab is the
same as the
one between 2
ASUs.
Use of a small intermediate board,
which is specific to the FE ASIC and
ASU.
The DIF can be used :
•
•
1rst ASU is the same as the others.
Common DIF to intermediate
board interface between sub
detectors (same connector, same
pinout).
0 Ω resistor, …
The DHCAL DIF Board for the m2 and m3 prototype
4
Status and Agenda
• Electrical schemes being finalized .
– 90% done.
– CAD well advanced (Merci Sebastien).
• VHDL code is started.
– Help of Guillaume Vouters between March and August.
• Software tests and acquisition part is studied by
Christophe C.
• First prototype is awaited for May.
• Main tests should be performed before summer.
• Board available for M2 and M3 prototype.
24 January 2008
The DHCAL DIF Board for the m2 and m3 prototype
5