Transcript Slides

第十六届全国科学计算与信息化会议暨科研大数据论坛
中国 . 大连
Implementation of Central Control System
on EAST Superconducting Tokamak
Presented by Zuchao Zhang
on behalf of EAST Central Control Team
Institute of Plasma Physics, Chinese Academy of Sciences
Jul.8. 2013
ASIPP/
EAST
1
CONTENTS
• Introduction to Central Control System
• What’s new in CCS
- Central Console
- Interlock Alarm
- Central Safety & Interlock
- Discharge Control
- Timing & Synchronization
• Network
• Central Control Room
• Summary
ASIPP/
EAST2
CONTENTS
• Introduction to Central Control System
• What’s new in CCS
- Central Console
- Interlock Alarm
- Central Safety & Interlock
- Discharge Control
- Timing & Synchronization
• Network
• Central Control Room
• Summary
ASIPP/
EAST3
Introduction of EAST Control System
ASIPP/
EAST4
Introduction of EAST Control System
EAST Control and Data Acquisition System
Central Control System
Central Console
discharge Control
Timing & Synchronization
Central Safety & Interlock
EAST
Subsystems
Plasma Control System
Monitor & Visualization
Data Management
Data Storage
Data Server
Data Acquisition
Data Analysis
Safety & Interlock Network
Timing Network (Optic)
RFM Network (Real-Time)
Control Network (Ethernet)
Data Network (Ethernet)
The Scope of EAST Control System
ASIPP/
EAST5
Central Control System
Purpose: To meet the long-pulse requirements
Integrate, harmonize and supervise all of subsystem
Upgraded CCS has been developed with four goals:
a) More friendly man-machine interface (MMI);
b) More stable process control and operation supervisory;
c) High-precision timing and synchronization;
d) More reliable interlock and protection.
ASIPP/
EAST6
CONTENTS
• Introduction to Central Control System
• What’s new in CCS
- Central Console
- Interlock Alarm
- Central Safety & Interlock
- Discharge Control
- Timing & Synchronization
• Network
• Central Control Room
• Summary
ASIPP/
EAST7
 Central Console
Offer the operators with kindly interface to
control the remote subsystem
Discharge Monitoring (MMI)
Discharge Configuration
Subsystem Parameter Setting
Timing & Synchronization Setting
Signal Test Setting
Parameter Archiving
History Recall
Messages Alarm for CCS
• Free
• Arrive in time
• Multi-user support
• Information backup
ASIPP/
EAST8
 Interlock Alarm System
Alarm the operators the status of each subsystems
Central Safety &Interlock
OK
ERR
• Subsystem Status：
18 lines to inspect 15 subsystems
• Error Alarm：
10 I/O lines for 8 subsystems
• Safety Protection
11 I/O lines to protect the device
~200 events handling last campaign
Local Safety &Interlock
ASIPP/
Interface of Interlock Alarm System
EAST9
Central Safety & Interlock
Ensure personal and device security
SIEMENS S7-400
Redundancy Mechanism
Main station:
CPU: 417-4H
Power supply: PS407
Memory: 2 x 15MB
CP 443-1 Advanced
FM350-1
Slave station :ET200M
Fault Resolution < 1ms
Specific error detection algorithm was designed
Filter, 3 cycle detection
Response delay ~3 ms
Stable and Reliable
ASIPP/
EAST10
Discharge Control
Control the discharge logic
Subsystem Event
Response To Subsystem
PXI-8110
PXI-6259
Event handling@39500
ASIPP/
EAST11
 Timing & Synchronization
Keep the original star-type topology with a central node and several local nodes
Main Goals
 provide timing signals,
each subsystem works in the same
reference clock
 provide triggers signals, control
the participation in the experiment
of subsystems in time series
 perform the processing and
recording of externally generated
events
 acquire the outputs of itself,
inspect the operation state
Central Console
Database Server
Discharge Control
All the nodes are implemented in the PXI and FPGA industry devices
ASIPP/
EAST12
Accessories
Jitter Test
Clock ： 10 MHz
Optical Signal Output
Sample
Sample rate:
12 GS/s
Sample： 16000
Periodic jitter：
218.8p
PJ (p-p)：668.2p
Electrical Signal Output
Isolation Devices
0.5
1.0
Voltage
Histogram of Clock Output Jitter Test Result
Amplitude
Clock Driven Device
0.0
0.0
One to multiple Output
-25.0n
Time
75.0n
Eye Diagram of Clock after Isolation Devices
ASIPP/
EAST13
• 参数列表：
Specification
每节点通道数
8 reference
clock
每节点时钟
signals per node,
frequency range:
1Hz ~ 20 MHz.
CH9 in multi-trigger
sig_polarity ：positive
64 single delay
10 multi-trigger
width:1ms-6872s
2 event driven
2 acquisition
channels
sampling rate:
100 ks/s/ch.
ASIPP/
1st
delay time:-5000 ms,
pulse width: 500 ms;
2nd
delay time:-4000 ms,
pulse width: 500 ms;
3rd
delay time: -3000 ms,
pulse width: 500 ms;
4th
delay time: -2000 ms,
pulse width: 500 ms.
EAST14
 Network
a dedicated secure network to support the
communication.
• Dual Core
Two Core Switches for Redundancy
• Three Layers
Core / Convergence / Access
Core Layer “双核三层”结构
“双核三层”结构
Convergence Layer
Access Layer
• Two VLAN
Control VLAN / Data VLAN (Giga-bit)
Control VLAN
Data VLAN
Network Latency Measurement
SmokePing keeps track of network latency
IP add：192.168.10.1
Time： 3 Hours
（2012/04/05/13:15 ~ 2012/04/05/16:15）
Test results：
RTT (Round-Trip Time)
ASIPP/
15
EAST
CONTENTS
• Introduction to Central Control System
• What’s new in CCS
- Central Console
- Interlock Alarm
- Central Safety & Interlock
- Discharge Control
- Timing & Synchronization
• Network
• Central Control Room
• Summary
ASIPP/
EAST16
 Control Room
Central Console
More than 20 OPIs
Video, Audio, Monitors
Remote Control
Rich Internet Application (RIA)
Virtual Private Network (VPN)
Virtualization
XenDesktop
virtual desktop
ASIPP/
EAST17
CONTENTS
• Introduction to Central Control System
• What’s new in CCS
- Central Console
- Interlock Alarm
- Central Safety & Interlock
- Discharge Control
- Timing & Synchronization
• Network
• Central Control Room
• Summary
ASIPP/
EAST18
Summary
• More and more new facilities had been used in the system
• The upgraded central control system have been ready for long
pulse to steady state.
Future work
• New timing synchronization system
• Complex algorithm in the future event handling
ASIPP/
EAST19
Thanks for your attentions！
ASIPP/
EAST20