Adiabatic Logic as Low-Power Design Technique for

download report

Transcript Adiabatic Logic as Low-Power Design Technique for

Adiabatic Logic as Low-Power
Design Technique
Simulations & Results
Presented by:
Muaayad Al-Mosawy
Presented to:
Dr. Maitham Shams
April 27, 2005
Summery - 1




Three different Adiabatic Logic families (ECRL, 2N2N2P and CPAL) were investigated
A single inverter, a chain of four and eight inverters
from each family were built and simulated to
investigate the power consumption and compare it with
the similar ones built in the Conventional CMOS logic
The chains were connected to a load of 0.1pF to have
them all driving a same load
An 8-Bit Brent Kung Adder was built in two logic
styles; Conventional CMOS and Complementary PassTransistor Adiabatic Logic (CPAL)
April 27, 2005
M. Al-Mosawy
2
Summery - 2



The power consumption for each adder style was
compared with the other
A voltage supply of 1.2 v was used for all of the
simulations and one more voltage supply (2.5 v) was
used to run a second simulation for the adders
Five different frequencies (15.625 MHz, 31.25 MHz,
62.5 MHz, 125 MHz and 250 MHz) were used for each
simulation and the power consumption for each run was
recorded and compared among the others
April 27, 2005
M. Al-Mosawy
3
Inverters - 1
April 27, 2005
M. Al-Mosawy
4
Inverters - 2
April 27, 2005
M. Al-Mosawy
5
Single Inverters Power
Compression
April 27, 2005
M. Al-Mosawy
6
Chain of Four Inverters
Power Compression
April 27, 2005
M. Al-Mosawy
7
Chain of Eight Inverters
Power Compression


The Chain of four inverters
shown in previous slide is
extended to be of eight inverters
The clocks of the 1st four
inverters were fed to next four
inverter in the same sequence
(PHI1 to inverter 5, PHI2 to
Inverter 6 and so on)
April 27, 2005
M. Al-Mosawy
8
8-bit Brent Kung Adder
CMOS Style

All input bits including Cin
were connected to clocks
so that they all go high in
the same time and then
come low all together
April 27, 2005
M. Al-Mosawy
9
8-bit Brent Kung Adder
Adiabatic Style (CPAL)




The inputs and their complements (Bar)
were used and so for Cin
The adder consists of six stages
Four clocks were used (PHI1, PHI2,
PHI1Bar and PHI2Bar) and the PHI1 And
PHI2 were used for stage five and six
The outputs come also in Out and OutBar
April 27, 2005
M. Al-Mosawy
10
The Power Consumption Comparison
Between the Two Adders

As the frequency increases,
the power consumption
slightly increases for the
CPAL B-K adder
comparing with the the
increasing of a similar
Conv. CMOS B-K Adder
April 27, 2005
M. Al-Mosawy
11
Conclusion 1 – Power Saving and
Consumption of Single Inverters
Power
Saving
Power
Consumption
April 27, 2005
M. Al-Mosawy
12
Conclusion 2 – Power Saving and
Consumption of Chain of 4 Inv.
Power
Saving
Power
Consumption
April 27, 2005
M. Al-Mosawy
13
Conclusion 3 – Power Saving and
Consumption of Chain of 8 Inv.
Power
Saving
Power
Consumption
April 27, 2005
M. Al-Mosawy
14
Conclusion 4 – Power Saving and
Consumption of B-K Adder
Power
Saving
Power
Consumption
April 27, 2005
M. Al-Mosawy
15