Global convergence analysis of mixed
Download
Report
Transcript Global convergence analysis of mixed
Analysis on Performance Controllability
under Process Variability:
A Step Towards Grid-Based Analog Circuit
Optimizers
Seobin Jung
Mixed-Signal IC and System Group
Seoul National University, Korea
July/2011
Challenges
Current analog circuit optimizers need to explore a
continuous, high-dimensional design space.
They are often stuck in a local minimum.
It takes a long time for simulation to be ended.
Designers can not be sure whether the solution is global
optimum or not.
Complexities and variabilities in deeply-scaled devices
pose bigger challenges.
well-proximity effects, stress effects, and aging effects
It’s difficult to model them precisely as a set of equations.
Leveraging Process Variability
Under PVT variation and uncertainty, one design has to be
sufficiently different from another to be distinguished by their
performance metrics.
80
Performance P = TP [psec]
90
Performance P = TP [psec]
100
Wp
Wn
70
60
50
0
(a)
30
60
Design Parameter D = Wp [λ]
Simulation Settings
65nm CMOS (1λ = 30nm)
Process: TT
Voltage: 1.2V
Temperature: 25C
90
80
60
40
0
(b)
30
60
Design Parameter D = Wp [λ]
90
Simulation Settings
Process variation: TT, SS, FF
Voltage variation: 1.08~1.32V
Temperature variation: -40~110C
Random Device Mismatch
Derivation of Minimum Grid Spacing (1)
Modeling a noisy circuit as a Communication Channel.
Signal to Noise Ratio is defined as the ratio of S to N.
S = performance variation due to design parameter variation
N = performance variation due to PVT variation and mismatch.
Derivation of Minimum Grid Spacing (2)
Channel Capacity Theory
Shannon derived the required SNRmin to transmit N-bit digital
information error-free.
1-bit information(N=1) corresponds to distinguish two
design points by their difference in performance.
Experimental Results
Ring Oscillator
Performance P = Oscillator Period
Design Parameter D = Wload
Fixed Value
–
Wring = 20λ
Differential Amplifier
Performance P = DC gain
Design Parameter D = W
Fixed Values
–
R = 10kΩ, Wtail = 20λ
Advantage of Using Grid
The design space can be covered by finite discrete samples.
It can prevent optimizers from wasting computational efforts.
E.g., with a 20% log-scale grid, a 10 range require only 13 samples.
Modern optimizers repeatedly evaluate similar design points to get
meaningless precision or to get better local optimum.
Global optimum could be found by grid-based search.
Conclusion
In presence of process variability and uncertainty,
grid-based analog circuit optimizer may be a viable
approach.
The continuous design space can be transformed into the
discrete design space.
For a few common circuits, the minimum grid spacing
required was quite coarse. (~20%)
Since the concept of coverage can be defined, this approach
can be extended to other researches.