Electronics and readout for CEDAR - Indico

Download Report

Transcript Electronics and readout for CEDAR - Indico

Electronics for CEDAR
Marian Krivda, Richard Staley
University of Birmingham, UK
26/3/2012
1
PMT PCB
26/3/2012
2
26/3/2012
3
Orientation of connectors (Francis Newson)
26/3/2012
4
Orientation of connectors (Francis Newson)
26/3/2012
5
NINO board
8 differential inputs from PMTs
Edge facing incoming beam when folded down
DC power input
2.5V from
TEL62 crate
DCS connectors
(CAN bus daisy
chain)
32 NINO
Outputs to
HPTDC
ELMB128-A
50mm x 67 mm
26/3/2012
6
20 cm x 15 cm PCB
Components for NINO board
• 2 x VHDCR-68-01-M-RA (interface to HPTDC-TEL62)
• 2 x low profile connectors for ELMB (voltage regulation)
• 16 x low profile connectors for NINO mezzanine board (2 for each
mezzanine board)
• 64 of 3-pin Datamate connectors for receiving of PMT signals (8
per NINO mezzanine board)
• 8 x DAC (1 for each NINO mezzanine board) DAC121S101CIMK
• 2 x DCS interface connector - a male right-angle D-sub 9
• 1 x DC power connector - Phoenix 5.08 mm right-angle type
• 8 x potentiometer
26/3/2012
7
2 options for setting Threshold
• ELMB + DAC (12-bit, radiation tol., min. 2.7 V)
5V analog
ELMB128-A
0 – 5V
Step 1.2 mV
SPI interface
DAC
121S101
CIMK
Voltage measurement
• Potentiometer (ELMB + DAC are not needed)
DC power input
2.5V from
TEL62 crate
26/3/2012
GND
8
Test pin on PCB – voltage measurement
NINO board timescale
•
•
•
•
•
1 week for preparing components library
2 weeks for schematic design entry
2 weeks for PCB layout (RAL)
1 week for verification of PCB
4-5 weeks for production, assembly (RAL,
external company)
• 3-4 days delivery to CERN
• 4 weeks for testing
26/3/2012
9
Summary
•
•
•
•
ELMBs ordered
Components ready in CADENNCE library
Timescale fit July dry run
Start of schematic entry today
26/3/2012
10