Introducing Embedded Systems and the Microcontrollers
Download
Report
Transcript Introducing Embedded Systems and the Microcontrollers
Minimum Systems and the PIC
16F84A
Chapter Two
Dr. Gheith Abandah
1
Outline
•
•
•
•
•
•
•
Review of Memory Technologies
The PIC 16 Series
PIC 16F84A
The PIC 16F84A Memory
The Oscillator
Instruction Cycle
Power-up and Reset
Dr. Gheith Abandah
2
Review of Memory Technologies
• Read Only Memory (ROM)
• Random Access Memory (RAM): Read/Write
• Static RAM (SRAM): Each cell is a simple flip-flop of
six transistors, CMOS, volatile
• Programmable ROM (PROM): Each cell is one
transistor, MOS, non-volatile, plastic package.
• Erasable PROM (EPROM): Each cell is one transistor,
MOS, non-volatile, erasable with ultraviolet light,
ceramic package with quartz window.
Dr. Gheith Abandah
3
Review of Memory Technologies –
cont.
• Electrically EPROM (EEPROM): Each cell is one
transistor with additional transistors for
programming, MOS, non-volatile, erasable
electrically (takes time), suffers from wear.
• Flash Memory: Each cell is one transistor, MOS, nonvolatile, erasable electrically (takes time) in blocks,
suffers from wear, popular.
Dr. Gheith Abandah
4
The PIC 16 Series
Device
Pins
16F84A
18
Clock
Memory
≤ 20 MHz 1 K ROM
68 B RAM
64 B EEPROM
16LF84A
16F84A-04
Features
1 8-bit timer
1 5-bit port
1 8-bit port
Extended supply
voltage range
≤ 4 MHz
Dr. Gheith Abandah
5
The PIC 16 Series
Device
Pins
Clock
Memory
16F873A
28
≤ 20 MHz 4 K ROM
192 B RAM
128 B EEPROM
3 parallel ports,
3 counter/timers,
2 capture/compare/PWM,
2 serial,
5 10-bit ADC,
2 comparators
16F874A
40
≤ 20 MHz 4 K ROM
192 B RAM
128 B EEPROM
5 parallel ports,
3 counter/timers,
2 capture/compare/PWM,
2 serial,
8 10-bit ADC,
2 comparators
Dr. Gheith Abandah
Features
6
The PIC 16 Series
Device
Pins
Clock
Memory
16F876A
28
≤ 20 MHz 8 K ROM
368 B RAM
256 B EEPROM
3 parallel ports,
3 counter/timers,
2 capture/compare/PWM,
2 serial,
5 10-bit ADC,
2 comparators
16F877A
40
≤ 20 MHz 8 K ROM
368 B RAM
256 B EEPROM
5 parallel ports,
3 counter/timers,
2 capture/compare/PWM,
2 serial,
8 10-bit ADC,
2 comparators
Dr. Gheith Abandah
Features
7
PIC 16F84A
Dr. Gheith Abandah
8
PIC 16F84A Architecture
Dr. Gheith Abandah
9
The 16F84A Status Register
•
•
•
•
•
•
•
C:
Carry/Borrow’
DC:
Digit Carry/Borrow’
Z:
Zero
PD’:
Power Down
TO’:
Time Out
RP0:
Register Bank Select
RP1, IRP: Not implemented
Dr. Gheith Abandah
10
The 16F84A Memory
Memory
Technology
Size
Program
Flash
1K x 14 bits
Data
(File Registers)
SRAM
68 Bytes
Data (EEPROM)
EEPROM
64 Bytes
Stack
SRAM
8 x 13 bits
Dr. Gheith Abandah
Features
10,000
erase/write
cycles
Retains data
down to 1.5 V
10,000,000
erase/write
cycles
11
Program Memory and Stack
Dr. Gheith Abandah
12
Configuration Word
Allows the user to
define certain
configurable
features of the
microcontroller, at
the time of program
download.
Dr. Gheith Abandah
13
Data memory
and Special
Function
Registers
FSR: File Select Register for
indirect addressing.
EEADR: EEPROM Address
EEDATA: EEPROM Data
EECON1: Control; RD, WREN,
WR, EEIF
EECON2: 55H to AAH
Dr. Gheith Abandah
14
The Oscillator
• It is necessary to provide the ‘clock’ signal.
• The clock is a continuously running fixed
frequency logic square wave.
• The overall speed of the microcontroller
operation is entirely dependent on this clock
frequency.
• Higher frequency -> Higher Performance and
higher power consumption.
Dr. Gheith Abandah
15
Instruction Cycle
• The main oscillator signal is divided by 4 to
produce the instruction cycle time.
Dr. Gheith Abandah
16
Pipelining
• All PIC microcontrollers implement pipelining.
• Pipelining fails when one instruction changes
the contents of the Program Counter.
Dr. Gheith Abandah
17
Power-up and Reset
• At power-up, the Program Counter is forced to zero
and the SFRs are reset so that peripherals are initially
in a safe and disabled state.
• There is also a master clear input MCLR’.
Dr. Gheith Abandah
18
Summary
• The PIC 16 Series is a diverse and effective family of microcontrollers.
• The 16F84A architecture is representative of all 16 Series
microcontrollers, with Harvard structure, pipelining and a RISC
instruction set.
• The PIC 16F84A has a limited set of peripherals, chosen for small and
low-cost applications. It is thus a smaller member of the family, with
features that are a subset of any of the larger ones.
• The 16F84A uses three distinct memory technologies for its different
memory areas.
• A particular type of memory location is the Special Function Register,
which acts as the link between the CPU and the peripherals.
• Reset mechanisms ensure that the CPU starts running when the
appropriate operating conditions have been met, and can be used to
restart the CPU in case of program failure.
Dr. Gheith Abandah
19