Design Objective

Download Report

Transcript Design Objective

TEAM W3:
Digital Voice Processor 525
Jarrett Avery
Sean Baker
Huiyi Lim
Sherif Morcos
Amar Sharma
Design Goal
Design an Analog-to-Digital Conversion chip to meet
demands of high quality voice applications such as: Digital
Telephony, Digital Hearing Aids and VOIP.
Date: 1/25/2006
Design Proposal
Why DVP-525?

Customers in Pain
Government and Security Agencies
 Hearing Aid Owners
 Digital Voice Providers

 Vonage,

Skype, and CRM
Impact On Customers
Secure Private Telephony
 Custom Hearing Aids for Specific Conditions
 Better-Cheaper Telephone Service (VOIP)
 More Accurate Speech to Text

Applications
Any Communication Device
 Encrypted Digital Telephony
 Digital Hearing Aids
 Voice Over IP
 Speech Recognition

Alternative Project Ideas
Shoe Odometer
 Digital Equalizer
 ADC Health Monitor
 Multi-Single Channel Audio Converter
 Video Over CAT-5
 SMART Smoke Detector
 Auto Swiss Army Knife

Design Breakdown
Overall Design
Analog Design
Digital Design
2nd Order Delta Sigma Modulator
Decimator
Integrator
Low Pass Filter
Comparator
Noise Cancellation Filter
Low Pass Filter
Sync Filter
Overall Chip Block Diagram
Sample Delta Sigma Analog to Digital Converter
Analog In
Bit Stream Out
+
+
Integrator
Integrator
Quantizer
Digital Analog Converter
Analog
Bit Stream In
Digital
Decimator
Stage 1
Decimator
Stage 2
Decimator
Stage 3
16 Bits Out
Transistor Estimate

Analog
4 x Analog Op Amps, 4 x 24 = 96
 Capacitive Resistive Elements


Digital
5 x 8-bit Adder, 5 x 2300 = 11500
 3 x 8-bit Multiplier, 3 x 2100 = 6300
 1 x 8-bit Divider, 1 x 4800 = 4800


Total Transistors 23,176 (~9,300 Design)
Design Decisions

Chose Delta-Sigma Modulator


Continuous Time instead of Discrete
Decimator
Digital Low Pass – 8-Bit Output
 3-5 Stage Sync Filter
 Multiplier/Divider/Adder

 Non-floating
 16-Bit
Output
point
Problems and Questions

What is minimum clock speed to work?


20Hz to 20KHz @56Kbit/s
Complexity of Modulator/Decimator
 2nd
Order instead of 1st Order?
 Stability of Modulator – Ideal Op Amp
 # of Stages for Decimator

Possibility of Last Stage Function

…. Are we Crazy?