Lecture 1: Introduction to Digital Logic Design

Download Report

Transcript Lecture 1: Introduction to Digital Logic Design

Lecture 1: Introduction to
Digital Logic Design
CK Cheng
CSE Dept.
UC San Diego
1
Outlines
• Administration
• Motivation
• Scope
2
Administration
Web site:
http://www.cse.ucsd.edu/classes/sp09/cse140/
WebBoard:
http://webboard.ucsd.edu
3
Administration
Instructor: CK Cheng, CSE2130,
[email protected], 858 534-6184
Teaching Assistants:
• Thomas Weng, [email protected]
• Renshen Wang, [email protected]
• Chengmo Yang, [email protected]
• Mingjing Chen, [email protected]
4
Administration
Schedule
• Outlines (Use index to check the location of
the textbook)
• Lectures: 2:00-3:20PM, TTh, Center 216.
• Discussion: 2:00-2:50PM, M, Center 212.
• Office hours: 10:30-11:30AM, TTh, CSE
2130.
5
Administration
Textbook
• Digital Design and Computer Architecture,
David Money Harris and Sarah L. Harris,
published by Morgan Kaufmann, 2007.
Grading
• Midterm 1: 25% (T 4/21)
• Midterm 2: 30% (Th 5/14)
• Final Exam: 40% (3:00-6:00PM, Th 6/11)
6
Motivation
• Microprocessors have revolutionized our world
– Cell phones, internet, rapid advances in
medicine, etc.
• The semiconductor industry has grown from $21
billion in 1985 to $213 billion in 2004.
7
Robert Noyce, 1927 - 1990
• Nicknamed “Mayor of Silicon
Valley”
• Cofounded Fairchild
Semiconductor in 1957
• Cofounded Intel in 1968
• Co-invented the integrated
circuit
8
Gordon Moore, 1929 • Cofounded Intel in
1968 with Robert
Noyce.
• Moore’s Law: the
number of transistors
on a computer chip
doubles every year
(observed in 1965)
• Since 1975, transistor
counts have doubled
every two years.
9
Moore’s Law
“If the automobile had followed the same development cycle as the
computer, a Rolls-Royce would today cost $100, get one million
miles to the gallon, and explode once a year . . .”
– Robert Cringley
10
Scope
• The purpose of this course is that we:
– Learn what’s under the hood of an electronic
component
– Learn the principles of digital design
– Learn to systematically debug increasingly
complex designs
– Design and build a digital system
11
Scope
focus of this course
• Hiding details when
they aren’t important
Application
Software
programs
Operating
Systems
device drivers
Architecture
instructions
registers
Microarchitecture
datapaths
controllers
Logic
adders
memories
Digital
Circuits
AND gates
NOT gates
Analog
Circuits
amplifiers
filters
Devices
transistors
diodes
Physics
electrons
12
We will cover four major things in this
course:
- Combinational Logic (Ch 2)
- Sequential Networks (Ch 3)
- Standard Modules (Ch 5)
- System Design (Chs 4, 6-8)
13
Overall Picture of CS140
Input
Memory File
Conditions
Pointer
Mux
Control
Subsystem
ALU
Memory
Register
Conditions
Control
CLK: Synchronizing Clock
14
Combinational Logic vs Sequential Network
x1
.
.
.
xn
fi(x)
x1
.
.
.
xn
si
fi(x)
CLK
Combinational logic:
yi = fi(x1,..,xn)
Sequential Networks
1) Memory 2) Time Steps (Clock)
yit = fi (x1t,…,xnt, s1t, …,smt)
Sit+1 = gi(x1t,…,xnt, s1t,…,smt)
15
Scope
Subjects
Building Blocks Theory
Combinational
Logic
AND, OR,
NOT,XOR
Boolean Algebra
Sequential
Network
AND, OR,
NOT, FF
Finite State
Machine
Standard
Modules
Operators,
Interconnects,
Memory
Data Paths,
Control Paths
Arithmetics,
Universal Logic
System Design
Methodologies
16
Part I. Combinational Logic
a
b
c
d
ab
ab + cd
e (ab+cd)
cd
e
• I) Specification
• II) Implementation
• III) Different Types of Gates
17